A lattice-matched InAlN/GaN heterostructure provides a high-density two-dimensional electron gas ͑2DEG͒ due to the difference in spontaneous polarization at the interface without any doping. 1, 2 To enhance electron mobility, an AlN ultrathin layer has been used as a conventional spacer layer. 3, 4 Several reports have been published on the application of the InAlN/AlN/GaN structure to field-effect transistors ͑FETs͒ ͑Refs. 3-5͒ including normally off type FETs. 5 A recent study, however, reported that the insertion of an Al 0.38 Ga 0.62 N / AlN double spacer layer improved surface flatness and electron mobility compared with those for a single AlN spacer layer. 6 Since the band gap of an Al 0.38 Ga 0.62 N layer is smaller than that of a lattice-matched InAlN layer, electron accumulation might occur at the InAlN/AlGaN interface under positive bias, resulting in a reduction in the effective barrier thickness. Schottky barrier diodes are not suitable for investigating electron accumulation in the barrier layer under positive bias. One of the methods of clarifying electron accumulation inside the barrier layer is to measure capacitance-voltage ͑C-V͒ characteristics using samples with an insulator overlayer on the heterostructure. In this letter, the Al 0.38 Ga 0.62 N / AlN double spacer layer is reappraised. A sample with an Al 0.44 Ga 0.56 N single spacer layer is also investigated as an alternative structure, for preventing electron accumulation inside the barrier layer. Figure 1 Fig. 1͑a͒ produced a 2DEG with a sheet carrier density, n S , of 2.2ϫ 10 13 cm −2 and an electron mobility, , of 1400 cm 2 / V / s, reproducing the previously reported results. 6 The obtained C-V characteristic for the Al 2 O 3 / In 0.17 Al 0.83 N / Al 0.38 Ga 0.62 N / AlN/ GaN structure is plotted in Fig. 2 . A step at approximately 0 V can be seen in the C-V curve in addition to the usual step at approximately Ϫ11.5 V, indicating the depletion of the 2DEG. From the capacitance values, the plateau at the negative bias corresponds to electron accumulation at the AlN/GaN interface. Even though the positive bias range was limited due to the leakage through the Al 2 O 3 layer, the capacitance step at 0 V tends to saturate at a value much lower than the insulator capacitance, C i , of approximately 260 pF. The saturation capacitance corresponds to the value for electron accumulation at a͒ 8 and related experimental data 9,10 was assumed in the calculation, while the interface charge due to polarization was estimated in accordance with Ref. 1. For the sample with an Al 0.38 Ga 0.62 N / AlN spacer layer, it can be seen that applying positive bias leads to electron accumulation at the InAlN/AlGaN interface. In the sample with the Al 2 O 3 overlayer, electron accumulation at the InAlN/AlGaN interface is expected to occur before that at the Al 2 O 3 / InAlN interface because E C for the AlGaN layer is closer to E F than that for the InAlN layer, which is consistent with the measured C-V curve. The spacer layer should be thinner with a wider band gap to prevent electron accumulation inside the barrier layer.
An alternative heterostructure was designed as shown in Fig. 1͑b͒ . The Al molar fraction, x, of the Al x Ga 1−x N spacer layer was increased to enlarge the band gap. The critical thickness, however, decreases as x increases. The spacer layer should be as thick as possible to obtain a high 2DEG mobility to separate electrons from the bottom of the InAlN layer, even though it should be sufficiently thin to prevent electron accumulation inside the barrier layer. In addition, an excessively high value of x may result in deterioration of the surface flatness. We, therefore, attempted to increase x slightly from x = 0.38 to 0.44. The corresponding increase in the conduction band offset relative to GaN was estimated to be about 0.1 eV by the calculation described above.
It was expected that the surface flatness of the InAlN/ Al 0.44 Ga 0.56 N / GaN structure could be superior to that of the conventional InAlN/AlN/GaN structure because the lattice mismatch is reduced. To verify this, the surface morphology of the grown heterostructures was investigated using an atomic force microscope ͑AFM͒. The results are summarized in Fig. 4 . When the thickness of the Al 0.44 Ga 0.56 N layer was greater than 1.5 nm, the number and size of pits increased remarkably as shown in Fig. 4͑a͒ for 2 .0 nm thick Al 0.44 Ga 0.56 N on GaN. Therefore, the optimal thickness of the Al 0.44 Ga 0.56 N layer was determined to be 1.5 nm. The surface morphology of 1.5 nm Al 0.44 Ga 0.56 N on GaN shown in Fig. 4͑b͒ was superior to that of an AlN ͑ϳ1 nm͒ / GaN surface, 6 which led to a smoother InAlN/AlGaN/GaN surface ͓root mean square roughness ͑rms͒: 0.35 nm͔, as shown in Fig. 4͑c͒ , than that of the conventional InAlN/AlN/GaN ͑rms: 0.53 nm͒ structure. 6 The Hall measurement showed that a 2DEG with n S = 2. and slightly increased as the bias increased toward the onset of electron accumulation at the InAlN surface at approximately 4 V. The positive bias limit of this sample, due to the leakage through the Al 2 O 3 layer, was higher than that of the sample with the Al 0.38 Ga 0.62 N / AlN double spacer layer in Fig. 2 . Since the Al 2 O 3 layer was as thin as 10 nm, its resistivity should have been affected by the roughness and native oxide components of the InAlN surface before the deposition. The pretreatment, using the BHF solution to remove the SiN x layer, followed by the sample transfer in air to the ALD chamber was not optimized completely for the InAlN surface, which possibly resulted in the difference of the insulator quality between two samples.
In 
